|
Your search returned 13 records. Click on the hyperlinks to view further details of Titles.. |
Magazine Name : Ieee Transactions On Computers
|
Year : 1981 Volume number : 30 Issue: 10 |
A Dag-Based Algorithm For Prevention Of Store-And-Forward Deadlock In Packet Networks
(Article)
Subject:
Communication Software
,
Store And Forward
,
Deadlock
,
Prevention Of Blackening
Author:
David
Gelernter
page:
709
-
715
The Memory System Of A High-Performance Personal Computer
(Article)
Subject:
Cache
,
High Bandwidth
,
Memory System
,
Pipeline
Author:
Butler
Lampson
Douglas W.
Clark
Kenneth A.
Pier
page:
715
-
733
Congestion Control Of Packet Communication Networks By Input Buffer Limits—A Simulation Study
(Article)
Subject:
Buffer Management
,
Congestion Control
,
Flow Control
,
Input Buffering
Author:
Simon S
Lam
page:
733
-
742
Fault-Diagnosis For A Class Of Multistage Interconnection Networks
(Article)
Subject:
Fault Detection
,
Fault Models
,
Multiple Faults
,
Multistage Interconnection Network
Author:
Chuan-Lin
Wu
Tse-Yun
Feng
page:
743
-
758
Error Complexity Analysis Of Algorithms For Matrix Multiplication And Matrix Chain Product
(Article)
Subject:
Floating-Point Arithmetic
,
Matrix Multiplication
,
Data Complexity
,
Error Complexity
Author:
Nai-Kuan
Tsao
page:
758
-
771
Performance Of Processor-Memory Interconnections For Multiprocessors
(Article)
Subject:
Crossbar
,
Interconnection Networks
,
Memory Bandwidth
,
Multiprocessor Memories
Author:
Janak H.
Patel
page:
771
-
780
On The Buffer Behavior With Poisson Arrivals, Priority Service, And Random Server Interruptions
(Article)
Subject:
Buffering
,
Communications
,
Data Transmission
,
Level Crossings
Author:
J.G.
Shanthikumar
page:
781
-
786
An Optimal Algorithm For Scheduling Requests On Interleaved Memories For A Pipelined Processor
(Article)
Subject:
Memory Bandwidth
,
Optimal Scheduling
,
Pipeline Processors
,
Algorithm
Author:
Benjamin W
Wah
C.V.
Ramamoorthy
page:
787
-
800
A Hard Programmable Control Unit Design Using Vlsi Technology
(Article)
Subject:
Control Flow Expression
,
Control Graphs
,
Control Operator
,
Mask-Programming
Author:
Bulent I
Dervisoglu
page:
800
-
810
An Improvement Of Reliability Of Memory System With Skewing Reconfiguration
(Article)
Subject:
Error Correction Codes
,
Fault Tolerance
,
Memory
,
Reconfiguration
Author:
Takeo
Kanai
page:
811
-
812
Comments On "Concurrent Search And Insertion In Avl Trees"
(Article)
Subject:
Parallel Processing
,
Concurrent Access
,
Linked Allocation
,
Search Trees
Author:
Allan
Gottlieb
page:
812
-
812
Correction To "Complete Solution Of Boolean Equations"
(Article)
Subject:
Boolean Method
,
Equations
,
Solution
,
Corrections
Author:
M.A.
Tapia
D.
Almer
page:
812
-
812
The Degradation In Memory Utilization Due To Dependencies
(Article)
Subject:
Markovian Models
,
Access Dependencies
,
Buffer Utilization
,
Interleaved Memories
Author:
C.V.
Ramamoorthy
Benjamin W
Wah
page:
813
-
818
|
|
| | |